This paper proposes a new DC-AC converter with a less number of semiconductor switches and therefore gate drive and control circuit components. A salient feature of this inverter is its pure sinusoidal line-toline voltages with no need for output filter. Also, the proposed inverter improves the voltage utilization factor of the input dc supply compared to four-switch threephase inverter (first best topology in the literature from the number of switches point of view) and standard six-switch inverter with sine PWM. The proposed inverter is capable of operating with a wide range of output voltages from zero to the full value of the dc input voltage by appropriately altering instantaneous duty-cycle. For the first time to our knowledge, in this paper, a three-phase universal inverter with only three power-switch has been proposed. For the purpose of providing a good compromise between fast transient response and stability, a model predictive controller is proposed. All the design expressions have been derived. A comparison with other DC-AC converters is given to show the merits of the proposed converter. Finally, satisfactory circuit operation is confirmed by experimental results from a laboratory prototype.
I. INTRODUCTION
UMEROUS DC-AC converters and wide variety of control strategies have been proposed in the recent years. In spite of all the advantages introduced by these converters, the presence of more number of semiconductor switches reduces efficiency and reliability [1] - [3] , in addition increases the cost of system. Therefore, past decade has witnessed an increasingly growing research interest in power electronics for reduced switch count converters with as many desirable features of previous converters as possible.
Various reduced switch count topologies have been proposed in the literature for multilevel DC-AC converters. These inverters could be classified into two major categories: 1) inverters without H-bridge; 2) inverters with H-bridge. The first category could be also divided into three categories: a) cascaded bipolar-switched-cells-based multilevel inverters [4] , b) packed-U cell inverters [5] , [6] , and c) T-type inverters [7] , [8] . The second category could be also divided into six categories: a) multilevel module-based multilevel inverters [9] , b) reversing voltage-based multilevel inverters [10] , c) two-switch enabled level-generation based multilevel inverters [11] , d) series-connected switched sources-based multilevel inverters [12] , e) switched series/parallel sources-based multilevel inverters [13] , and f) cascaded half-bridge-based multilevel DC-Link inverters [14] . These inverters have their own advantages and disadvantages from the point of view of application requirements.
However, only some reduced switch count topologies have been proposed for two level three-phase inverter [15] - [17] . Four-switch three-phase converter [18] is the pioneering effort initiated with the aim of decreasing the number of power switches by DC-bus midpoint connection. The four-switch three-phase inverter is widely investigated in several applications after its introduction in 1984 by Broeck and Wyk [18] . Beyond the reduced number of switches by this topology, the fault-tolerant capability [19] , reduced number of interface circuits, and more reliability [20] - [22] make it attractive for many critical applications. However, the fourswitch three-phase inverter is known to have several disadvantages compared to standard six-switch three-phase inverter. First, the voltage utilization factor is halved compared to the standard three-phase inverter. This restricts the load and speed range of machine, where the input voltage is lower than the rated voltage of motor (such as PV and battery). Second, the imbalanced input ac currents, and the circulation of one-phase current through the split dc-link voltage sources are not suppressed. As a result, the capacitor center tap voltage fluctuation is inevitable; therefore, its application is limited. Therefore, considerable research efforts have been made to improve the performance of the fourswitch three-phase inverter. Regarding the carrier based and space vector modulation schemes, considerable researches have been focused on the suppression of the capacitor center tap voltage fluctuation [23] - [25] . Space vector modulation schemes could be classified into three major categories: 1) the equivalent zero vector by two large-amplitude opposite vectors [26] , [27] ; 2) the equivalent zero vector by two smallamplitude opposite vectors [28] , [29] ; and 3) the nearest three vectors SVM method [30] .
In [31] , the authors present a three-switch three-phase inverter that only applicable for induction motor drives. In this topology, the non-torque producing zero sequence current is significantly increased, which necessitates oversized DC-link capacitors. Also, this inverter is only used in situations where Three-Switch Three-Phase Inverter with Improved DC Voltage Utilization Masoud Farhadi, and Mehdi Abapour N the DC-link midpoint and the motor neutral-point can both be accessed.
To the authors' knowledge, this is the first time a threephase universal inverter with only three power switch has been proposed (see Fig. 1 ). The proposed converter has better voltage utilization factor of the input dc supply compared to both four-switch three-phase inverter and standard six-switch three-phase inverter with SPWM controller. Also, the proposed inverter does not suffer from the problems of circulation of one-phase current through the split dc-link capacitors. In this topology, three-phase output voltages are pure sinusoidal waves and total harmonic distortion is minimized. Fig. 1 shows the proposed three-switch three-phase inverter. This inverter contains one dc power supply, two intermediate capacitors (C 1 , C 2 ), two output capacitors (C 3 , C 4 ), three inductors, and three active power switches (Q x , Q 1 , Q 2 ). As shown in Fig. 1 , the basic idea behind control strategy is to produce a set of dc-biased sinusoidal voltages (second phase and third phase) with a phase difference of 60 • and connect the first phase to the input dc supply to maintain balanced line-toline voltages. Fig. 2 shows phasor diagrams of proposed inverter and standard six-switch inverter. The reference voltages of proposed inverter are considered as follows:
II. PROPOSED TOPOLOGY AND OPERATION MODES
Under this assumption, a balanced set of line-to-line voltages is obtained as follows: sin( ) sin( )
It is important to note that the lower and upper bounds for V m are imperative to guarantee the proposed inverter to work in balanced modes. As a result, the constraint for V m (peak of line-to-line output voltage) is set as follows: 0 m dc VV  (7) In practical situation, the lower bound is selected to be slightly higher than zero. The instantaneous load currents are obtained as follows:
There are three power switches with two states in the proposed converter. Therefore, eight (2 3 ) possible switching states could be obtained. There is no prohibited state that produce either a short circuit or a situation in which the switches would have to absorb the inductive energy instantly. Fig. 3 shows the all possible switching states of proposed inverter where "1" means is the corresponding switch turned ON. The different modes of inverter in state-space form can be expressed in terms of switching signals, capacitor voltages, inductor currents and dc-side voltage, as (11)- (13) . The general behavior of different modes is described as follows:
Mode 1 (Q x ,Q 1 ,Q 2 )=(1,0,0): The input supply provides energy to both loads (phase B and phase C) as well as to the inductors (L x ,L 1 ,L 2 ). In this case, V B and V C will be increased.
Mode 2 (Q x ,Q 1 ,Q 2 )=(1,1,0): In this mode, the input supply provides energy to phase B as well as to the inductors (L x ,L 2 ) and some of output capacitor (C 3 ) energy will be transferred to the inductor L 2 . V B and V C will be increased and decreased, respectively.
Mode 3 (Q x ,Q 1 ,Q 2 )=(1,0,1): In this mode, the input supply provides energy to phase C as well as to the inductors (L x ,L 1 ) and some of output capacitor (C 4 ) energy will be transferred to the inductor L 1 . V B and V C will be decreased and increased, respectively.
Mode 4 (Q x ,Q 1 ,Q 2 )=(1,1,1): In this mode, both output capacitors (C 3 ,C 4 ) will be discharged and the input supply provides energy to L X . As a result, V B and V C will be decreased.
Mode 5 (Q x ,Q 1 ,Q 2 )=(0,1,1): The loads is supplied via output capacitors (C 3 ,C 4 ). Thus output capacitors will be discharged. In this case, L X will be discharged and V B and V C will be decreased. Mode 6 (Q x ,Q 1 ,Q 2 )=(0,1,0): The energy stored in output inductor L 1 is used to supply the load (phase C) and some of inductor L 1 energy will be transferred to the output capacitor (C 4 ). In this case, (L X ,L 1 ) will be discharged and V B and V C will be decreased.
Mode 7 (Q x ,Q 1 ,Q 2 )=(0,0,1): The energy stored in output inductor L 2 is used to supply the load (phase B) and some of inductor L 2 energy will be transferred to the output capacitor (C 3 ). In this case, (L X ,L 2 ) will be discharged and V B and V C will be decreased.
The energy stored in output inductors (L 1 ,L 2 ) are used to supply the loads (phase B and phase C) and some of output inductors energy will be transferred to the output capacitors (C 3 ,C 4 ). In this case, (L X ,L 1 ,L 2 ) will be discharged and V B and V C will be decreased.
To achieve variable output voltages commanded by reference signals there will be a need for a suitable control strategy. In this paper, the predictive controller is used to make capability of following reference signals smoothly and accurately that is explained in detail in section III.
III. MODEL PREDICTIVE CONTROL
Considering the state-of-the-art and emerging control strategies and its trend toward better steady-state and faster transient response, the finite control set model predictive control (FCS-MPC) is applied for the proposed DC-AC converter. In FCS-MPC, the nonlinear nature of the power converters and time-domain constraints are incorporated into the control problem as a constrained optimization problem in a unified and clear manner [32] - [34] . Further, FCS-MPC provide a strong alternative to conventional PI controllers, and it can direct apply the switching states to the system. Therefore, it does not require a modulator. A disadvantage of the model predictive control is the high computational burden that increases exponentially with the length of the prediction horizon and number of switching states. Nevertheless, with the development of convex optimization techniques and computational power of digital devices, such as microprocessors, digital signal processors (DSPs), field programmable gate arrays (FPGAs), the model predictive control has become more and more popular and feasible. This has made it possible to predict the behavior of variables in standard control hardware platforms within sampling intervals of less than a few tens of µs. Actually, the most important step to design a robust controller, is a precisely modeling, that reveal the insight of the converter's dynamic behavior. The suitable mathematical model for the application of MPC is to use a state space modeling [35] - [37] . This state-space model will help to build the MPC controller. The capacitors and inductors in the proposed inverter are assumed to be non-ideal, and they have been represented by their corresponding internal resistance of the inductors and the equivalent series resistance (ESR) of the capacitors. The inverter ac-side voltages in statespace form can be expressed in terms of switching signals, capacitor voltages, inductor currents and dc-side voltage, as follows: 
The coefficient matrices (G,H) can be obtained from (12), at the top of the next page, and (13) as follows: 
An exact discretization by the zero-order hold (ZOH) method is used in this paper for digital implementation of finite control set MPC as follows: 
over long prediction horizons. In this paper, the simplified two-step prediction [38] - [39] , is extended for the control of proposed inverter. Fig. 4 (a) and (b), represent the concept of prediction of control variables using two-step prediction (h=2) and simplified two-step prediction, respectively. Similar to one-step prediction, this method uses 8 switching states for (k +2) sampling instant. From a computational point of view, this makes better the solution of MPC problems and enables sampling intervals of less than a few tens of µs. The discretetime state-space model for the two-step model predictive control can be derived as follows:
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Where V BN (k+h+1), V CN (k+h+1), and i L (k+h+1) are predicted ac-side voltages and inductor current in (k +1) sampling instant, respectively. These can be calculated as follows: (18) According to the model predictive control (MPC) theory, control objective is expressed as (18) cost function. The predict horizon and Lagrange multiplier are denoted in cost function as N P and λ, respectively. As shown in (18), the cost Fig. 4 . Prediction of control variables using (a) two-step prediction, (b) simplified two-step prediction. Fig. 5 . Flowchart of the control strategy.
Minimization of Cost
function consists of two terms. First term calculates the quadratic sum of output voltage errors. Second term penalizes the saturation in the inductors. This guarantee the inductors to work without significant inductance drop. β is the upper bound for I L . This coefficient is adjusted to regulate inductor current in an appropriate varying range. Also, the Lagrange multiplier (λ) determines the balance between the voltage control and output ripple. All possible future states of the proposed converter will be predicted. Then, the switching state which minimizes the cost function (S OP ) is selected and then applied to converter as the optimal control action for next time step. Fig. 5 illustrates a flowchart of overall required steps in implementing MPC algorithm for proposed inverter.
IV. DESIGN GUIDELINES OF THE COMPONENTS
The values of the circuit components (inductors and capacitors) need to be optimized to make capability of following reference signals smoothly and accurately. In the following subsections, the derivation of components values is addressed in detail.
A. Intermediate Capacitors
In the first step of the design, the instantaneous duty cycles for phase B and phase C are obtained as a function of the input voltage (V IN =V dc ) and output voltages (V out =V BN ,V CN ).
Hence, the instantaneous duty-cycle of third phase D C (t), can be defined as follows:
The worst case design occurs when the phase current is in its peak value. According to (10) , the maximum value of phase current is when: t     (21) Using (21) , the equation (20) can be converted to the following: 
For 0 ≤ φ ≤ 90 • , the instantaneous duty-cycle will be at the highest value at φ = 0. Therefore, the maximum value of duty ratio for design is expressed as:
The maximum duty ratio for phase B can also be calculated in a similar manner, as follows:
Intermediate capacitors (C 1 , C 2 ) are used to energy transition from the input to the output in a controlled method. These capacitors are set to achieve a compromise between constant value of voltage within one cycle and variable voltage profile in line frequency period. 
The model predictive control has a varying switching frequency. Considering time step of discrete-time operation (T S ), the maximum value of switching frequency (f sw , max ) can be derived as follows:
To meet the transient-response requirements, the minimum value of switching frequency (f sw,min ) is set as 0.2f sw,max .
B. Output Capacitors
The output capacitors should provide desired cutoff frequency much lower than the operating frequency. This allow a good reduction of high order harmonics. The voltage ripple of output capacitors can be calculated as follows: (2, 1) , (3, 4) (3,4) ,min
By admitting 30% of maximum ripple current on the output inductors and 10% of maximum ripple voltage on the output capacitors, the size of the output capacitors can be achieved as follows: (3, 4) ,min
C. Output Inductors
The output inductors (L 1 , L 2 ) are set to smooth the output waveforms by the attenuation of the low frequency component. The size of these inductors can be achieved on the basis of inductors current ripple. 
V. COMPARISON OF THE PROPOSED CONVERTER WITH OTHER TOPOLOGIES
In this section, the proposed inverter is compared with other three-phase inverters (standard six-switch inverter and fourswitch three-phase inverter). The new converter proposes an inverter with a less number of semiconductor switches. The multilevel inverters have a high number of power semiconductor switches, and consequently, have not been considered for comparison. The comparison results are summarized in Table I , where V m is the peak of the line-to-line output voltage. According to Table I , it can be concluded that Large AC pulsing components the proposed converter is one of the most promising inverters.
The proposed inverter has lower number of power switches, and consequently, lower number of gate drive circuits and snubber circuits in comparison with any other universal threephase inverter. Also, in an attempt to quantify the total rating of switches associated with each of the compared converters, the total voltage rating of the switches (TVRS) of converters are provided that can be a good criterion to compare the cost and size of converters. The new inverter achieves 15.47%, 100% and 61.3% enhancement in the DC utilization factor compared to the standard six-switch inverter with sine PWM, four-switch three-phase inverter with PWM and four-switch three-phase inverter with SVM, respectively. Unlike other inverters, the proposed inverter has pure sinusoidal voltages. Thus, there is no need for output filters. This advantage leads to the reduction of cost and size of the inverter. To achieve the same line-to-line output voltage, the proposed inverter has lower required DC-link voltage in comparison with other three-phase inverters. This advantage causes the proposed inverter be suitable for energy sources with low output voltage. Moreover, there is no dead-band between the gate drive signals of the power switches in the proposed inverter. Nevertheless, the proposed inverter has more passive components compare to standard six-switch inverter and fourswitch three-phase inverter. Thus, a direct efficiency calculation clearly leads one to two percent less efficiency compared to these converters. Also, it does increase the cost and size of proposed converter. However, it is noteworthy that in conventional six-switch inverters, the associated cost and size of extra heat sinks and gate drives for extra switches is also significant. In general, the proposed inverter is very competitive in low and medium power range.
VI. EXPERIMENTAL RESULTS
In order to validate the performance of the proposed converter, a prototype was built as a proof-of-concept. The circuit parameters and manufacturer numbers of the components are given in Table II . To select the model predictive control parameters in the hardware implementation, the influences of the MPC parameters (N P and λ) on the total harmonic distortion are studied in simulation environment. The predict horizon (N P ) and Lagrange multiplier (λ) are set differently and their impacts are analyzed. Fig. 6 show the percentages of the total harmonic distortion when T S = 25μs and V m = 100 V . From Fig. 6 , it can be seen that the optimal parameter settings for the MPVC method are 1 ≤ N P ≤ 2 and 0 < λ ≤ 0.10. Hence, for better total harmonic distortion, small N P and λ can be selected for the MPC method. Then considering the computational burden and to achieve a compromise between practicability and high quality, N P and λ are set as 2 and 0.10 based on the analysis in Fig. 6 .
The experimental hardware platform consists of the power circuit of proposed converter and a control board (An maximum operating frequency of 180 MHz and a maximum ADC sampling rate of 7.2 MSPS. The inverter feeds a grounded star-connected resistive load that parameters are summarized in Table II . The required current measurements are made by ACS712, and sent to the control board. The response time of current transducer ACS712 is 5 μs. For the inductors, the tolerable maximum value of I L is I L,max = 0.5 I sat in the experiment for the MPC controller, i.e., the constraint coefficient is β = 0.5. The saturation current I sat of inductors L 1,2 , L x are 14.7 A and 17.7 A , respectively. The inductor current I L waveform is actually the voltage signal V IL from the current transducer, and the relationship between I L and V IL is described by a linear equation as follows:
I L = 5.33 V IL − 13.33 (32) Therefore, maximum values of inductor currents I L,max can be calculated based on the maximum value of V IL . These guarantees that the inductors are away from saturation.
As discussed in Section II, the basic idea behind control strategy is to produce a set of dc-biased sinusoidal voltages (phase B and phase C) with a phase difference of 60 • and connect the phase A to the input dc supply to maintain balanced line-to-line voltages, which can be seen from Fig. 7 . Also, it is shown that the output voltages are well regulated without any filtering requirements. The experimental waveforms of the output capacitor voltages (voltages of phase B and phase C) with respect to the supply common point are presented in Fig. 8 . The experimental key waveforms of the inverter (voltage across the intermediate capacitor C 1 and current through the output inductor L 1 ) are shown in Figs. 9-10. In order to observe transient response of proposed inverter, it is assumed that at t=30, inverter has experienced a step change in the frequency and load voltage reference. The dynamic response of the proposed inverter when feeding an inductive-resistive load (R-L), is depicted in Fig. 11 . In experimental results, the inverter voltages effectively tracked their references even with step change of frequency and load voltage reference. This show clearly that the new inverter topology works as expected using only three power switches. Also, this topology can be operated at high frequencies with a good output spectrum.
VII. CONCLUSION
A cost-effective single-stage voltage source DC-AC converter with a less number of semiconductor switches and respective control strategy have been proposed. In this paper, a simplified two-step finite control set model predictive control is extended for the control of proposed inverter. The continuous-and discrete-time modeling of the proposed inverter is presented for digital implementation. It is important to note that no delay compensation is needed with the proposed simplified two-step prediction. The proposed inverter improves the utilization of the input dc supply by a factor of 1.15 and 2 compared to the standard six-switch inverter and four-switch three-phase inverter, respectively. The output line-to-line voltages of proposed inverter are pure sinusoidal waves and total harmonic distortion is minimized. Also, there is no circulation of one-phase current through the split dc-link capacitors. In addition, dead-band between the gate drive signals of the two interlocked semiconductor devices will not be considered in proposed inverter. Experimental verification has presented promising results and it is shown that the proposed inverter has good potential for renewable energy sources with low output voltage.
